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Abstract
In this paper we introduce a new hardware/software ap-
proach to reduce the energy of the shared register file in
upcoming embedded architectures with several VLIW pro-
cessors. This work includes a set of architectural extensions
and special loop unrolling techniques for the compilers of
MPSoC platforms. This complete hardware/software sup-
port enables reducing the energy consumed in the register
file of MPSoC architectures up to a 60% without introduc-
ing performance penalties.
1 Context and Motivation
Business analysts forecast a 200 billion dollar market
for system-on-chip (SoC) media-rich, mobile wireless ter-
minals in the near future [19]. On the other hand, the de-
manding multimedia applications ask for the development
of multi-processor systems with high performance capabil-
ities. These forthcoming MultiProcessor System-on-Chip
(MPSoC) platforms will include several heterogeneous pro-
cessors as one of the most effective way to tackle at the
same time all the different multimedia services present in
such systems, even some initial platforms start to be avail-
able today (e.g. ST Nomadik [17], Philips Nexperia [14],
TI OMAP [18]).
Unfortunately, the semiconductor industry is still fac-
ing several technological challenges to build these systems.
They require an enormous computational performance (2
- 30GOPS) with low energy consumption demands (0.3-
2W) [20]. Although current desktop processors offer these
performance requirements, they consume too much power
(10-100W) [9]. Therefore, while keeping the performance
figures, the power consumption needs to be at least two
or three orders of magnitude lower. Within these context,
methods to reduce the power consumption of the new MP-
SoC platforms are in great need.
In new proposed embedded MPSoC platforms with sev-
eral processing elements [7, 18], the shared register file
heavily affects the cycle time and consumes a very signifi-
cant portion of the total energy consumed in the whole sys-
tem. Moreover, it has become one of the critical processor
hotspots. The main reasons are that it is large and multi-
ported to support concurrent access of the multiple present
processors. These characteristics lead to a large increase in
the power dissipation (and indirectly temperature as well)
of the whole system [1]. Hence, it is crucial to reduce the
energy spent on it.
A large body of research has been devoted to decrease
the energy of multiported register files in high performance
processors. From the hardware point of view, several au-
thors have studied the complexity of shared register files and
proposed distributed schemes [21] and techniques to split
the global microarchitecture into distributed clusters with
subsets of the register file and functional units [16,22]. Sim-
ilarly, in the intent to reduce the complexity of the register
files, the benefits of multilevel register file organizations [8]
have been studied. Conversely, other techniques retain the
idea of a centralized architecture, but the register file is split
into interleaved banks, which reduces the total number of
ports in each bank [13]. In a more general context, addi-
tional work has been performed to propose efficient Voltage
Scaling techniques according to the application’s behavior
to reduce power consumption of the system [12].
From the software point of view, several software
pipelining strategies to distribute the use of the register file
targeted at reducing memory pressure in VLIW systems
have been outlined [2, 3]. Also, compiler techniques, in-
cluding complex register renaming, have been proposed re-
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cently for in-order processors to reduce the energy spent in
the register file [5, 6].
In this paper we introduce a new hardware/software ap-
proach to reduce the energy of the shared register file in
upcoming embedded architectures with several VLIW pro-
cessors. This work extends our previous work for high-
performance monoprocessor systems [4] by including a set
of architectural extensions (Section 2) and special loop un-
rolling techniques (Section 3) for the compilers of MP-
SoC platforms. This complete hardware/software support
enables reducing the energy consumed in the register file
of MPSoC architectures without introducing performance
penalties. The experimental validation of the proposed tech-
niques has been performed extending the architecture pro-
posed in CRISP [7], and taking advantage of its compilation
and simulation capabilities.
2 Proposed Architectural Extensions
The baseline architecture described by CRISP [7] con-
sists of a selectable number of processing elements (VLIW
processors), which communicate with a shared register file
through a full crossbar network. This architecture has been
extended and modified in the following way to support the
unrolling mechanisms proposed in this paper (Figure 1):
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Figure 1. Proposed architecture
• The register file shared among all processing elements
has been split into several banks, which can be in-
dependently accessed by the processors. A Dynamic
Voltage Scaling (DVS) technique is used to turn the
unused banks into a low power state and thus save as
much energy as possible in the system. The DVS tech-
nique scales down the voltage power supply of the un-
used banks, reducing the power consumption to a min-
imum while keeping intact their contents thanks to the
use of high threshold-voltage transistors [10].
• Every processing element includes now an additional
local register file with a reduced size compared to
the shared register. All these local register files are
switched off during normal functioning and become
active on demand.
• Hardware support is provided to the compiler to power
up banks of registers in the shared register file or the
local register files in several processing elements when
they are needed. In normal execution of the system,
most of the banks of the shared register file are kept in
a low-power state thanks to our modified register as-
signment implemented in the compiler. When needed,
the register file banks or local register files will be pow-
ered up to feed the register demands of the code. The
selection between both configurations (i.e. extra banks
in the shared register file, or the use of local register
files) is based on energy considerations analyzed by
the compiler using our proposed unrolling mechanisms
for MPSoC systems (Section 3).
3 Implementation of Unrolling Mechanisms
3.1 Overview of the Unrolling Mechanisms
Loop unrolling intends to increase instruction level par-
allelism of loop bodies by unrolling the loop body multiple
times in order to schedule several loop iterations together.
The transformation also reduces the number of times loop
control statements are executed. In addition, as loop un-
rolling reduces execution time through effective exploita-
tion of Instruction-Level Parallelism (ILP) from different
iterations, it has been proposed to use it as an effective
compiler mechanism to reduce energy consumption in the
instruction memory hierarchy.
However, compilers perform better unrolling for in-
order architectures and were originally designed for mono-
processor systems. Current widely-available compilers are
not able to exploit the dynamic scheduling facilities pro-
vided by out-of-order processors because of the complex
control flow present in such systems. This makes very diffi-
cult to decide which instructions will be executed next; thus,
ILP improvements are not so significant. On the other hand,
the unroll of outer loops (or the unroll of many inner loops
iterations) exploits the register requirements by using more
ports and, subsequently, increasing the energy consumption
of the register file. Also, recent research in modern archi-
tectures has shown how loop unrolling proved to have little
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effect in terms of program execution time [15]. Moreover,
these pieces of work do not consider the increment on en-
ergy consumption due to the increased register usage when
the unrolling takes place, which is mandatory to be taken
into account for MPSoC systems.
The practical implementation of the traditional unrolling
mechanism in current compilers works as follows. In a first
phase, an initial estimation of the required registers is per-
formed for those loops in which the unrolling mechanism is
going to be applied, namely where ILP can be clearly ana-
lyzed and theoretically exploited by the compiler. The com-
piler also estimates the maximum number of times that the
loop can be unrolled while still meeting the system perfor-
mance (this number is known in the literature as the unroll
factor). Then, in the second phase or unrolling phase, the
compiler takes into account the data dependencies among
registers and, as a results, the effective unroll factor is usu-
ally adjusted to a smaller value than the initially estimated
one. Finally, the demands of the register file increase dur-
ing the unrolling phase, and the capacity of the register file
is traditionally selected to be big enough to feed the worst-
case number of registers for the ILP selected during the
compilation process. This leads to oversized devices with
high energy consumption and complexity in terms of num-
ber of ports.
As a matter of fact, the previous effect of increasing
energy consumption is even more dramatic in MPSoCs
with a shared register file, where the device has to provide
the operands to every processor in the system. Therefore,
mechanisms to keep the register demands inside unrolled
loops under control are needed, as well as to reduce the en-
ergy consumption and size of the register file.
In this section, we propose a mechanism to unroll loops
reducing the energy consumption in the register file of out-
of-order processors, which is where a larger gap exists be-
tween ILP degree in present applications and effective reg-
ister file management from an energy point of view. Our
proposed unrolling mechanism considers the three follow-
ing alternatives:
• Selection of an unroll factor which fits the register re-
quirements of every processor into the same register
file bank.
• Use of additional and private unroll bank of registers
per processor (i.e. local register file) to perform un-
rolling in a safe, and energy-controlled space.
• Deactivation of the loop unrolling optimization in case
not effective trade-offs can be exploited between ILP
degree and energy consumption in the register file.
In the following subsections we describe in detail each
of the previous techniques of our unrolling mechanism.
3.2 Selection of the Unroll Factor
As we have previously mentioned, the number of times
that a loop is unrolled by the compiler is known as unroll
factor. This value depends on the analysis performed by the
compiler, which estimates the maximum factor that can be
used before performing the unroll, but it changes depending
on the data dependencies and execution constraints.
Once register assignment is performed by the compiler
and before any loop unroll has taken place, the number of
required registers inside the loop is perfectly known. Then,
the loop unrolling mechanism exploits the register require-
ments by placing several copies of the same code and in-
creasing the register demands in this way. Subsequent com-
piler optimizations (for example, software pipelining) will
reduce the number of demanded registers by promoting un-
used registers or reusing operands. Therefore, though the
exact number of required registers cannot be known in ad-
vance, this number can be estimated with the information
provided by the compiler.
After this estimation of the number of required registers
has been performed, the unrolling mechanism can select the
unroll factor that fits the register requirements into the avail-
able register file bank while the others remain off. To this
end, assumptions like the percentage of register usage by
every processor, or the effective unroll factor selected by
the compiler must be made to implement such functional-
ity. For the former, a homogeneous distribution of registers
is assumed, while for the latter a worst case scenario and a
post-compilation approach is analyzed in Section 4.
3.3 Use of the Unroll Bank of Registers
The previous unrolling phase can result in the selection
of an unroll factor that is too small if the loop requires a
large number of registers. This reduced unroll factor could
determine a penalty in the system performance because
other optimizations such as common-subexpresion elimina-
tion, induction-variable optimizations, instruction schedul-
ing or software pipelining [11] lose effectiveness. For that
reason, an unroll bank of registers is also considered in our
approach.
This unroll bank of registers consists of a local bank of
reserved registers for each processor. These banks are big-
ger than any of the register file banks, but remain off during
normal execution. Hence, they do not consume any power.
When it is needed, the unroll bank of a certain processor is
explicitly turned on by the compiler.
In order to perform this operation, the registers currently
used as inputs inside the loop have to be moved to the unroll
bank of registers, namely the contents have to be copied.
Also, when the loop exits, the output registers have to be
moved back to the register file bank they belong to. This
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process requires some extra clock cycles to perform the op-
eration, which negatively impact the system performance.
Therefore, this compiler optimization is only allowed in
long and frequently executed loops with strong register re-
quirements, such as those loops which represent higher en-
ergy savings and whose energy-execution trade-off is justi-
fied.
As a result, this technique is only employed when the
data independence among the code run by the processors
has been detected. In case of data dependencies or uncer-
tainty of such behavior, the shared register file is configured
as a smaller device.
3.4 Deactivation of the Loop Unrolling Optimiza-
tion
Previous compilation phases can create more penalty in
execution time and/or energy consumption than benefits if
the estimated unroll factor remains below a certain thresh-
old, or if the required registers inside a target loop cannot be
fed by the unroll bank of registers. In these cases, provided
that the main goal is power reduction, the loop unrolling
optimization is deactivated for the loop under considera-
tion. Therefore, the banked approach previously presented
can perform without modification and the energy savings
correspond to those achieved by switching off the unused
register file banks. As a result, the complete flow of the
unrolling process including the three previously explained
mechanisms is shown in Figure 2. Note that they have been
easily integrated in a finite state machine controller, which
includes a clear flow between the three mechanisms. More-
over, it includes simple local conditions to be checked in
each stage to perform the transitions between the different
states that represent the proposed mechanisms, namely ex-
ploiting the information generated by the compiler during
its operation onto the source code.
4 Experimental Setup and Results
The proposed unrolling mechanisms have been evaluated
using the modified CRISP platform previously described
in Section 2. The summary of the simulated architecture’s
characteristics is shown in Table 1.
Table 1. Simulated architecture
Number of Functional Units 4
Size of the Shared Register File 128
Size of the Local Register File 32
Size of the Unroll Bank 64
There is a reduced area overhead due to the use of the
extra bank of registers (i.e. local unroll bank). However,
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Figure 2. Loop unrolling mechanism
the energy savings that are obtained using this technique,
compensate for the impact on area.
The simulations have analyzed the effect of the proposed
HW/SW approach for supporting suitable unrolling tech-
niques on several multimedia applications adapted to MP-
SoCs. Our case studies are the followings ones:
• BTPC: a general-purpose image coding scheme suit-
able for compression of all kinds of images. BTPC is
designed to perform both lossless and lossy compres-
sion, and to be effective for both photos and graphics.
It is also suitable for compressing multimedia images,
which integrate two or more types of visual material.
• QSDPCM: an inter-frame compression technique for
video images. It involves a hierarchical motion estima-
tion step, and a quadtree based encoding of the motion
compensated frame-to-frame difference signal.
• ADPCM: a waveform codec which, instead of quantiz-
ing the speech signal directly, like PCM codecs, quan-
tizes the difference between the speech signal and a
prediction that has been made of the speech signal.
• CJPEG: tool which compresses the named image file,
or the standard input if no file is named, and produces
a JPEG/JFIF file on the standard output.
• EPIC: an experimental lossy image compression util-
ity designed for extremely fast decoding on conven-
tional hardware, at the expense of slower encod-
ing and a slight degradation in compression quality.
The compression algorithm is based on a critically-
sampled non-orthogonal (imperfect-reconstruction)
dyadic wavelet decomposition and a combined run-
length/Huffman entropy coder.
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Figure 3. Percentage of failed loops (baseline
case)
• VTC: is the algorithm used in MPEG-4 to compress
visual textures and still images. It is based on the dis-
crete wavelet transform, scalar quantization, zero-tree
coding and arithmetic coding.
• MPEG2DEC: a test program for libmpeg2. It de-
codes mpeg-1 and mpeg-2 video streams, and also in-
cludes a demultiplexer for mpeg-1 and mpeg-2 pro-
gram streams.
The simulations evaluate the percentage of failed loops
in several applications and loop unrolling mechanisms. In
our notation, the term failed loops refers to loops that can-
not be mapped in just one bank of the register file. In that
case (every loop can be mapped in just one bank) the gains
in power consumption achieve up to 75% compared to the
regular case. According to this, a reduction in the number
of failed loops enables us to turn a bigger region of the reg-
ister file into the low-power state during the execution of
the benchmark. Therefore, the higher percentage of failed
loops, the lower the energy savings that can be obtained.
As a consequence, 0% of failed loops means that the en-
ergy saving reaches the 75%, while a 100% of failed loops
means that no energy savings are achieved.
In the first set of experiments, used for comparison pur-
poses, we use the baseline architecture. It consists of a
banked implementation of the register file, with unrolling
mechanism enabled and an unroll factor selected by default
by the compiler. The percentage of failed loops for this ar-
chitecture is depicted in Figure 3. These failed loops cannot
be mapped into one register file bank due to the register de-
mands, and thus energy waste occurs. The percentage of
failed loops reaches 40%; Hence, the energy savings ob-
tained by the banked architecture comes to 45% of the total
dissipation in the register file.
In the second set of experiments, we have defined the
suitable unroll factor selected by the compiler assuming a
worst-case scenario. Hence, the maximum unroll factor ini-
tially reported by the compiler is assumed to be the effective
factor. Figure 4 shows the results of these simulations re-
garding the number of failed loops after applying the mod-
Figure 4. Percentage of failed loops (worst
case estimation)
Figure 5. Percentage of failed loops (post
compilation)
ification of the unroll factor. As it can be seen, there is not
a big improvement with such technique because the estima-
tion performed by the compiler differs from the real execu-
tion of the loop unrolling. In fact, the percentage of failed
loops is around 38%, which means that the energy savings
is just 46.5%, only slightly better than the baseline architec-
ture.
In the third set of simulations we have explored the effect
of modifying the unroll factor after a preliminary compila-
tion phase. In this case, the unroll factor is modified after
retrieving the effective one used by the compiler. After that,
a second compilation phase is launched. As Figure 5 shows,
this technique achieves better results with just a negligible
overhead due to the second compilation phase. In this case,
the 33% of failed loops achieved with such technique en-
ables 50.25% of overall energy savings.
In addition, we have run a fourth set of experiments,
where the most time-consuming loop without data depen-
dence among processors is selected to be mapped into the
local unroll bank of registers. Figure 6 shows the percent-
age of failed loops when the unroll bank of registers is em-
ployed. In our case studies, up to 56.25% of energy savings
are accomplished. Nevertheless, they also indicate that the
possible energy savings that can be obtained with this tech-
nique depend very much on the possibility to find a data-
independent loop, and its weight in the overall execution.
Therefore, future work in this matter is needed to develop
appropriate strategies to use this mechanism for each type
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Figure 6. Percentage of failed loops (unroll
bank)
Figure 7. Percentage of failed loops (deacti-
vation)
of considered application.
Finally, we have evaluated in a final set of experiments
the deactivation of the loop unrolling mechanism for all
those loops that still cannot be mapped into neither the local
register file nor the unroll bank (see Figure 7). The energy
savings obtained with this approach are obviously higher
(60%) because a larger number of loops can be mapped into
just one bank of the register file (20% of failed loops). How-
ever, the extensive use of this approach could negatively
impact MPSoC’s performance due to the underuse of re-
sources. Future research work in this field is required to
estimate the impact of this technique and how to minimize
its implications on performance.
5 Conclusions
MPSoCs represent a new challenge in system and power-
aware design. Currently, compiler technology is not mature
enough to support the architectural extensions and capabil-
ities of these devices. The work presented in this paper has
analyzed the effect of different loop unrolling mechanisms
in a proposed banked architecture of the register file for MP-
SoC systems conceived with low power constraints.
Our results have shown how the careful selection of the
unroll factor, the efficient use of an extra bank of registers,
and the deactivation of the loop unrolling performed by the
compiler in certain extreme cases, can decrease the percent-
age of failed loops (i.e. in our notation, the loops that can-
not be mapped in just one register file bank). As a result of
decreasing this percentage, the energy consumption of the
device is equally reduced since the rest of the banks in the
register file of the MPSoC architecture can be set to a low
power state without significant performance penalties.
Several future research lines have also been drawn. Our
current work is focused in the development of effective reg-
ister allocation algorithms to improve the energy behavior
of the register file in MPSoCs, which include policies to
dynamically (de)activate the use of unrolling mechanisms.
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